| 전자부품 데이터시트 검색엔진 |
|
STW4510 데이터시트(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STW4510 데이터시트(HTML) 39 Page - STMicroelectronics |
|
39 / 57 page ![]() Obsolete Product(s) - Obsolete Product(s) STw4510 Electrical and timing characteristics 39/57 Vsdc2 regulator in sleep mode (SLEEP=’1’) VBAT Input power supply 2.7 3.6 5.5 V VOUT Output voltage(1) -3 % 1.8 +3 % V VRIPPLE Output ripple IOUT = 5 mA 10 mV IOUT Output current 10 mA PEFF Power efficiency IOUT = 5 mA 90 % I (3) Q Quiescent current IOUT = 0 mA 2 µA Lir Line regulation [VBAT [2.7; 5.5] V 10 mV Ldr Load regulation IOUT: [0.1; 10] mA 10 mV Lirt Transient line regulation IOUT = 5 mA Δ VBAT= 300 mV tR = tF = 10 µs 2mV 1. Including output voltage temperature coefficient, DC line and load regulations, voltage reference accuracy, industrial manufacturing tolerances and ripple voltage due to switching. 2. Guaranteed by design 3. Quiescent current defined is the current measured on the power supply dedicated to the voltage Vsdc2 Table 19. Vsdc2 DC/DC step-down converter (continued) Symbol Description Test conditions Min. Typ. Max. Units |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |