전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ACPL-352J 데이터시트(PDF) 21 Page - AVAGO TECHNOLOGIES LIMITED

부품명 ACPL-352J
상세설명  5.0 A maximum peak output current
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AVAGO [AVAGO TECHNOLOGIES LIMITED]
홈페이지  http://www.avagotech.com
Logo AVAGO - AVAGO TECHNOLOGIES LIMITED

ACPL-352J 데이터시트(HTML) 21 Page - AVAGO TECHNOLOGIES LIMITED

Back Button ACPL-352J Datasheet HTML 17Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 18Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 19Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 20Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 21Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 22Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 23Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 24Page - AVAGO TECHNOLOGIES LIMITED ACPL-352J Datasheet HTML 25Page - AVAGO TECHNOLOGIES LIMITED Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 26 page
background image
Avago Technologies
- 21 -
ACPL-352J
Data Sheet
Applications Information
Description of Gate Driver and Miller Clamping
The gate driver is directly controlled by the LED current. When LED current is driven high the output of ACPL-352J is capable of
delivering 5A maximum sourcing current to drive the IGBT's/MOSFET's gate. While LED is switched off the gate driver can provide
5A maximum sinking current to switch the gate off fast. Additional miller clamping pull-down transistor is activated when output
voltage reaches about 2V with respect to VSS2 to provide low impedance path to miller current as shown in Figure 22.
Figure 22 Gate Drive Signal Behavior
Description of Under Voltage Lock Out
Insufficient gate voltage to IGBT/MOSFET can increase turn on resistance of IGBT/MOSFET, resulting a large power loss and
IGBT/MOSFET damage due to high heat dissipation. ACPL-352J monitors the output power supply, VDD2 constantly. When output
power supply is lower than under voltage lockout (UVLO) threshold gate driver output will shut off to protect IGBT/MOSFET from
low voltage bias. During power up, the UVLO feature locks the gate driver output low to prevent unwanted turn on at lower supply
voltage.
Figure 23 Circuit Behaviors at Power Up and Power Down
Miller Clamp turns on at
VGATE = VSS2 +2V
IF
VGATE
VOUTP
VOUTN
Miller Clamp
tPLH
tPHL
HI-Z
HI-Z
VUVLO-
VUVLO+
tUVLO_OFF
tUVLO_ON
tPHL_UVLO
tPLH_UVLO
VDD2
IF
VOUTP
VOUTN
UVLO
VUVLO+
tPLH_UVLO
VUVLO-
tPHL_UVLO
Miller Clamp
Miller Clamp
HI-Z
HI-Z



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com