| 전자부품 데이터시트 검색엔진 |
|
ICS663 데이터시트(PDF) 2 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS663 데이터시트(HTML) 2 Page - Integrated Circuit Systems |
|
2 / 7 page ![]() PLL BUILDING BLOCK MDS 663 D 2 Revision 062904 In te gr ated Circuit Systems ● 525 Ra ce Street, San Jose, CA 9512 6 ● tel (4 08) 297-1 201 ● www.icst.com ICS663 Pin Assignment VCO Post Divide Select Table 0 = connect pin directly to ground 1 = connect pin directly to VDD Pin Descriptions 1 2 3 FBIN 4 VDD GND CLK LF SEL LFR 8 7 6 5 REFIN 8 Pin (150 mil) SOIC SEL VCO Post Divide 08 12 Pin Number Pin Name Pin Type Pin Description 1 FBIN Input Feedback clock input. Connect the output of the feedback divider to this pin. Falling edge triggered. 2 VDD Power VDD. Connect to +3.3 V or +5 V. 3 GND Power Connect to ground. 4 LF Input Loop filter connection (refer to Figure 1 on Page 5). When using the phase detector block only, this pin serves as the charge pump output. When using the VCO block only, this pin serves as VCO input control voltage. 5 LFR Input Loop filter return (refer to Figure 1 on Page 5). 6 SEL Input Select pin for VCO post divide, as per above table. 7 CLK Output Clock output. 8 REFIN Input Reference clock input. Connect the input clock to this pin. Falling edge triggered. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |