 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
WM8281ECS/R 데이터시트(PDF) 49 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8281ECS/R 데이터시트(HTML) 49 Page - Cirrus Logic |
|
|
49 / 392 page  WM8281 Rev 4.0 49 Note that the WM8281 provides integrated pull-down resistors on the DMICDAT1, DMICDAT2, DMICDAT3 and DMICDAT4 pins. This provides a flexible capability for interfacing with other devices. Digital Mic MICVDD or MICBIASn AGND Digital Mic VDD CLK DATA VDD CLK DATA CHAN CHAN VDD DMICDATn DMICCLKn Digital Microphone Interface Figure 20 Digital Microphone Input Two digital microphone channels are interleaved on DMICDATn. The digital microphone interface timing is illustrated in Figure 21. Each microphone must tri-state its data output when the other microphone is transmitting. DMICCLKn pin DMICDATn pin (Left & Right channels interleaved) 1 2 1 2 1 2 Left Mic output 1 1 1 Right Mic output 2 2 2 hi-Z Figure 21 Digital Microphone Interface Timing When digital microphone input is enabled, the WM8281 outputs a clock signal on the applicable DMICCLK pin(s). The DMICCLK frequency is selectable, as described in Table 1. Note that SYSCLK must be present and enabled when using the Digital Microphone inputs; see “Clocking and Sample Rates” for details of SYSCLK and the associated register control fields. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
