WM8281ECSSLASHR datasheet(141/392 Pages) CIRRUS

141 / 392 page

WM8281

Rev 4.0

141

DIGITAL AUDIO INTERFACE

The WM8281 provides three audio interfaces, AIF1, AFI2 and AIF3. Each of these is independently

configurable on the respective transmit (TX) and receive (RX) paths. AIF1 supports up to 8 channels

of input and output signal paths; AIF2 supports up to 6 channels of input and output signal paths; AIF3

supports up to 2 channels of input and output signal paths.

The data source(s) for the audio interface transmit (TX) paths can be selected from any of the

WM8281 input signal paths, or from the digital core processing functions. The audio interface receive

(RX) paths can be selected as inputs to any of the digital core processing functions or digital core

outputs. See “Digital Core” for details of the digital core routing options.

The digital audio interfaces provide flexible connectivity for multiple processors and other audio

devices. Typical connections include Applications Processor, Baseband Processor and Wireless

Transceiver. Note that the SLIMbus interface also provides digital audio input/output paths, providing

options for additional interfaces. A typical configuration is illustrated in Figure 42.

The audio interfaces AIF1, AIF2 and AIF3 are referenced to DBVDD1, DBVDD2 and DBVDD3

respectively, allowing the WM8281 to connect between application sub-systems on different voltage

domains.

Audio Interface 1

Audio Interface 2

Audio Interface 3

HDMI

Device

Baseband

Processor

Wireless

Transceiver

WM8281

SLIMbus interface

Applications

Processor

Figure 42 Typical AIF Connections

In the general case, the digital audio interface uses four pins:



TXDAT: Data output



RXDAT: Data input



BCLK: Bit clock, for synchronisation



LRCLK: Left/Right data alignment clock

In master interface mode, the clock signals BCLK and LRCLK are outputs from the WM8281. In slave

mode, these signals are inputs, as illustrated below.

As an option, a GPIO pin can be configured as TXLRCLK, ie. the Left/Right clock for the TXDAT

output. In this case, the LRCLK pin is dedicated to the RXDAT input, allowing the two sides to be

clocked independently.

WM8281ECS/R 데이터시트(PDF) 141 Page - Cirrus Logic

WM8281ECS/R 데이터시트(HTML) 141 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL