전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TCS34721 데이터시트(PDF) 25 Page - ams AG

부품명 TCS34721
상세설명  Red, Green, Blue (RGB), and Clear Light
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AMSCO [ams AG]
홈페이지  http://www.ams.com
Logo AMSCO - ams AG

TCS34721 데이터시트(HTML) 25 Page - ams AG

Back Button TCS34721 Datasheet HTML 21Page - ams AG TCS34721 Datasheet HTML 22Page - ams AG TCS34721 Datasheet HTML 23Page - ams AG TCS34721 Datasheet HTML 24Page - ams AG TCS34721 Datasheet HTML 25Page - ams AG TCS34721 Datasheet HTML 26Page - ams AG TCS34721 Datasheet HTML 27Page - ams AG TCS34721 Datasheet HTML 28Page - ams AG TCS34721 Datasheet HTML 29Page - ams AG Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 40 page
background image
ams Datasheet
Page 25
[v1-02] 2016-Feb-08
Document Feedback
TCS3472 − Register Description
Configuration Register (0x0D)
The configuration register sets the wait long time.
Figure 31:
Configuration Register
APERS
3:0
Interrupt persistence. Controls rate of interrupt to the host processor.
FIELD VALUE
MEANING
INTERRUPT PERSISTENCE FUNCTION
0000
Every
Every RGBC cycle generates an interrupt
0001
1
1 clear channel value outside of threshold range
0010
2
2 clear channel consecutive values out of range
0011
3
3 clear channel consecutive values out of range
0100
5
5 clear channel consecutive values out of range
0101
10
10 clear channel consecutive values out of range
0110
15
15 clear channel consecutive values out of range
0111
20
20 clear channel consecutive values out of range
1000
25
25 clear channel consecutive values out of range
1001
30
30 clear channel consecutive values out of range
1010
35
35 clear channel consecutive values out of range
1011
40
40 clear channel consecutive values out of range
1100
45
45 clear channel consecutive values out of range
1101
50
50 clear channel consecutive values out of range
1110
55
55 clear channel consecutive values out of range
1111
60
60 clear channel consecutive values out of range
7
6
5
4
321
0
Reserved
WLONG
Reserved
Fields
Bits
Description
Reserved
7:2
Reserved. Write as 0.
WLONG
1
Wait Long. When asserted, the wait cycles are increased by a factor 12× from
that programmed in the WTIME register.
Reserved
0
Reserved. Write as 0.
Field
Bits
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com