전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ADBL-A321 데이터시트(PDF) 13 Page - Pixart Imaging Inc.

부품명 ADBL-A321
상세설명  Optical Finger Navigation Chip
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PIXART [Pixart Imaging Inc.]
홈페이지  http://www.pixart.com.tw
Logo PIXART - Pixart Imaging Inc.

ADBL-A321 데이터시트(HTML) 13 Page - Pixart Imaging Inc.

Back Button ADBL-A321 Datasheet HTML 8Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 9Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 10Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 11Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 12Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 13Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 14Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 15Page - Pixart Imaging Inc. ADBL-A321 Datasheet HTML 16Page - Pixart Imaging Inc.  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
13
PixArt Imaging Inc.
ADBS-A350 General Datasheet
Optical Finger Navigation Chip
ADBS-A350 General Datasheet
Optical Finger Navigation Chip
PixArt Imaging Inc. http://www.pixart.com
All rights reserved. Any portion in this paper shall not be reproduced, copied, or transformed to any other forms without permission.
Version 1.0 |22 Jan 2016 | 11010AEN
Two – Wire Interface (TWI)
ADBS-A350 uses a two-wire serial control interface compatible with I2C. The parameters are listed below.
TWI Specifications
Electrical Characteristics over recommended operating conditions. Typical values at 25° C, VDD = 1.8 V.
Parameter
Symbol
Minimum Maximum Units Notes
SCL clock frequency
fscl
400
kHz
Hold time (repeated) START condition. After this
period, the first clock pulse is generated
tHD_STA
0.6
–
µs
LOW period of the SCL clock
tLOW
1.0
–
µs
HIGH period of the SCL clock
tHIGH
0.6
–
µs
Set up time for a repeated START condition
tSU_STA
0.6
–
µs
Data hold time
tHD_DAT
0(2)
0.9(3)
µs
Data set-up time
tSU_DAT
100
–
ns
Rise time of both SDA and SCL signals
tr
20+0.1Cb(4)
300
ns
Fall time of both SDA and SCL signals
tf
20+0.1Cb(4)
300
ns
Set up time for STOP condition
tSU_STO
0.6
–
µs
Bus free time between a STOP and START
condition
tBUF
1.3
–
µs
Capacitive load for each bus line
Cb
–
400
pF
Notes:
1. All values referred to VIHMIN and VILMAX levels.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHMIN of the
SCL signal) to bridge the undefined region of the falling edge of SCL.
3. The maximum has tHD_DAT only to be met if the device does not stretch the LOW period (tLOW) of the SCL
signal.
4. CB = total capacitance of one bus line in pF.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com