| 전자부품 데이터시트 검색엔진 |
|
34C60 데이터시트(PDF) 39 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
34C60 데이터시트(HTML) 39 Page - SMSC Corporation |
|
39 / 58 page ![]() SMSC DS – PPC34C60 Page 39 Rev. 06/01/2001 ADVANCED INFORMATION FIGURE 12 - SPP DATA WRITE TIMING (PARALLEL PORT SIGNALS ) This signaling sequence pertains to a device that has been previously selected to communicate via SPP Mode. SPP DATA WRITE TIMING (PARALLEL PORT SIGNALS) PARAMETER MIN TYP MAX UNITS t1 nINIT controls the direction of the parallel port when in SPP mode. nINIT deasserted to HD[0:7] released to high impedance by the PPC34C60. 84 [2 SCLK] 125 [3 SCLK] ns t2 Valid data on HD[0:7] to nSTB asserted edge. 125 [3 SCLK] ns t3 BSY deasserted (low) to nSTB asserted edge. 0 ns t4 nSTB asserted pulse width. 125 [3 SCLK] ns t5 Valid data hold from nSTB deasserted edge. 125 [3 SCLK] ns t6 nSTB asserted edge to BSY asserted edge. 333 [8 SCLK] 375 [9 SCLK] ns t7 BSY asserted pulse width. These values are based on BCLK = 2 SCLK. 0 1,084 [13 BCLK] ns t1 t5 t5 t2 t3 t4 t2 t3 t4 t6 t7 t6 HD[0:7] nSTB H nALF H nSEL H nINIT H BSY P nACK P PE P SLCT P nERR P |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |