| 전자부품 데이터시트 검색엔진 |
|
ADA4500-2ACPZ-R7 데이터시트(PDF) 17 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADA4500-2ACPZ-R7 데이터시트(HTML) 17 Page - Analog Devices |
|
17 / 25 page ![]() ADA4500-2 Data Sheet Rev. A | Page 16 of 24 TA = 25°C, unless otherwise noted. TIME (400ns/DIV) ADA4500-2 VSY = 2.7V VCM = VSY/2 RL = 10kΩ CL = 10pF DUT AV = –1 ERROR BAND POST GAIN = 20 INPUT OUTPUT –20mV 0 +20mV Figure 45. Positive Settling Time to 0.1%, VSY = 2.7 V TIME (400ns/DIV) ADA4500-2 VSY = 2.7V VCM = VSY/2 RL = 10kΩ CL = 10pF DUT AV = –1 ERROR BAND POST GAIN = 20 INPUT OUTPUT –20mV 0 +20mV Figure 46. Negative Settling Time to 0.1%, VSY = 2.7 V TIME (400ns/DIV) ADA4500-2 VSY = 5.0V VCM = VSY/2 RL = 10kΩ CL = 10pF DUT AV = –1 ERROR BAND POST GAIN = 20 INPUT OUTPUT –40mV 0 +40mV Figure 47. Positive Settling Time to 0.1%, VSY = 5.0 V TIME (400ns/DIV) ADA4500-2 VSY = 5.0V VCM = VSY/2 RL = 10kΩ CL = 10pF DUT AV = –1 ERROR BAND POST GAIN = 20 INPUT OUTPUT –40mV 0 +40mV Figure 48. Negative Settling Time to 0.1%, VSY = 5.0 V |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |