| 전자부품 데이터시트 검색엔진 |
|
ADE9078ACPZ 데이터시트(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADE9078ACPZ 데이터시트(HTML) 10 Page - Analog Devices |
|
10 / 108 page ![]() Data Sheet ADE9078 Rev. 0 | Page 9 of 107 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 3. Parameter Rating VDD to GND −0.3 V to +3.96 V Analog Input Voltage to GND, IAP, IAN, IBP, IBN, ICP, ICN, VAP, VAN VBP, VBN, VCP, VCN −1.9 V to +2 V Reference Input Voltage to REFGND −0.3 V to +2 V Digital Input Voltage to GND −0.3 V to VDD + 0.3 V Digital Output Voltage to GND −0.3 V to VDD + 0.3 V Operating Temperature Industrial Range −40°C to +85°C Storage Temperature Range −65°C to +150°C Lead Temperature (Soldering, 10 sec)1 260°C ESD Human Body Model2 4 kV Machine Model3 200 V Field Induced Charged Device Model (FICDM) 4 1.25 kV 1 Analog Devices recommends that reflow profiles used in soldering RoHS compliant devices conform to J-STD-020D.1 from JEDEC. Refer to JEDEC for the latest revision of this standard. 2 Applicable standard: ANSI/ESDA/JEDEC JS-001-2014. 3 Applicable standard: JESD22-A115-A (ESD machine model standard of JEDEC). 4 Applicable Standard JESD22-C101F (ESD FICDM standard of JEDEC). Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. THERMAL RESISTANCE Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required. Table 4. Thermal Resistance Package Type θJA θJC Unit CP-40-71 27.14 3.13 °C/W 1 Test Condition 1: The junction to air measurement uses a 2S2P JEDEC test board with 4 × 4 standard JEDEC vias. The junction to case measurement uses a 1S0P JEDEC test board with 4 × 4 standard JEDEC vias. See JEDEC standard JESD51-2. ESD CAUTION |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |