| 전자부품 데이터시트 검색엔진 |
|
ADP7183ACPZN0.5-R7 데이터시트(PDF) 18 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP7183ACPZN0.5-R7 데이터시트(HTML) 18 Page - Analog Devices |
|
18 / 19 page ![]() ADP7183 Data Sheet Rev. 0 | Page 18 of 19 PCB LAYOUT CONSIDERATIONS Place the input capacitor (CIN) as close as possible to the VIN and GND pins. Place the output capacitor (COUT) as close as possible to the VOUT and GND pins. Place bypass capacitors (CA and CREG) close to the respective pins (VA and VREG) and GND. Use of 0805 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited. Connect the exposed pad to VIN. Figure 53. Evaluation Board Figure 54. Typical Board Layout, Top Side Figure 55. Typical Board Layout, Bottom Side |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |