전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ZSC31014 데이터시트(PDF) 21 Page - Integrated Device Technology

부품명 ZSC31014
상세설명  Digital Output Sensor Signal Conditioner
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  IDT [Integrated Device Technology]
홈페이지  http://www.idt.com
Logo IDT - Integrated Device Technology

ZSC31014 데이터시트(HTML) 21 Page - Integrated Device Technology

Back Button ZSC31014 Datasheet HTML 17Page - Integrated Device Technology ZSC31014 Datasheet HTML 18Page - Integrated Device Technology ZSC31014 Datasheet HTML 19Page - Integrated Device Technology ZSC31014 Datasheet HTML 20Page - Integrated Device Technology ZSC31014 Datasheet HTML 21Page - Integrated Device Technology ZSC31014 Datasheet HTML 22Page - Integrated Device Technology ZSC31014 Datasheet HTML 23Page - Integrated Device Technology ZSC31014 Datasheet HTML 24Page - Integrated Device Technology ZSC31014 Datasheet HTML 25Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 58 page
background image
ZSC31014 Datasheet
© 2016 Integrated Device Technology, Inc.
21
January 20, 2016
I
2C™ is the protocol used during calibration (Command Mode). The ZSC31014 I2C™ slave address (00
HEX to
7FHEX) is selected by bits [9:3] of EEPROM word 02HEX. If the communication lock pattern Comm_lock (bits [5:3],
EEPROM word 02HEX) is programmed to 011, the device will respond only to this address. Otherwise, the device
will respond to all I
2C™ addresses. The factory setting for I2C™ slave address is 28
HEX with Comm_lock set.
When programmed as an I
2C™ device, the INT/SS pin operates as an interrupt. The INT pin rises when new
output data is ready and falls when the next I
2C™ communication occurs. It is most useful if the part is configured
in Sleep Mode to indicate to the system that a new conversion is ready.
See Figure 2.4 for the I
2C™ timing diagram and Table 2.7 for definitions of the parameters shown in the timing
diagram.
Table 2.7
I
2C™ Parameters
PARAMETER
SYMBOL
MIN
TYP
MAX
UNITS
SCL clock frequency
fSCL
100
400
kHz
Start condition hold time relative to SCL edge
tHDSTA
0.1
µs
Minimum SCL clock low width
1)
tLOW
0.6
µs
Minimum SCL clock high width
1)
tHIGH
0.6
µs
Start condition setup time relative to SCL edge
tSUSTA
0.1
µs
Data hold time on SDA relative to SCL edge
tHDDAT
0
µs
Data setup time on SDA relative to SCL edge
tSUDAT
0.1
µs
Stop condition setup time on SCL
tSUSTO
0.1
µs
Bus free time between stop condition and start condition
tBUS
2
µs
1)
Combined low and high widths must equal or exceed minimum SCLK period.
Figure 2.4
I
2C™ Timing Diagram
(See section 3.1 for data transmission details.)
SDA
SCL
tHDSTA
tHDDAT
tLOW
tSUDAT
tHIGH
tSUSTA
tHDSTA
tSUSTO
tBUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com