WM8955 datasheet(28/43 Pages) WOLFSON

28 / 43 page

WM8955L

Product Preview

Product Preview Rev 0.4 May2003

LEFT CHANNEL

RIGHT CHANNEL

DACLRC/

ADCLRC

BCLK

DACDAT/

ADCDAT

n-2 n-1

LSB

MSB

n-2 n-1

1 BCLK

Input Word Length (WL)

1/fs

Figure 14 DSP Mode Audio Interface (Mode B; LRP = 1)

AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised

below.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

1:0

FORMAT

Audio Data Format Select

11 = DSP Mode

10 = I

2SFormat

01 = Left justified

00 = Right justified

3:2

Audio Data Word Length

11 = 32 bits (see Note)

10 = 24 bits

01 = 20 bits

00 = 16 bits

4LRP

2S, LJ, RJ Formats

1: Right Channel data

when DACLRC high

0: Right Channel data

when DACLRC low

DSP Format

1: MSB available on

2nd BCLK rising edge

after LRC rising edge

0: MSB available on

1st BCLK rising edge

after LRC rising edge

LRSWAP

Swap Left and Right Channels

0: No swap (L to L, R to R)

1: Swap (L to R, R to L)

Master / Slave Mode Control

1: Master Mode

0: Slave Mode

R7 (07h)

Digital Audio

Interface

Format

BCLKINV

BCLK Invert

1: BCLK inverted

0: BCLK not inverted

Table 18 Audio Data Format Control

Note: Right Justified mode does not support 32-bit data. If WL=11 in Right justified mode, the actual

word length will be 24 bits.

WM8955 데이터시트(PDF) 28 Page - Wolfson Microelectronics plc

WM8955 데이터시트(HTML) 28 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

데이터시트 다운로드

링크 URL