전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

DS620U/TR 데이터시트(PDF) 4 Page - Dallas Semiconductor

부품명 DS620U/TR
상세설명  Low-Voltage, -0.5째C Accuracy Digital Thermometer and Thermostat
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  DALLAS [Dallas Semiconductor]
홈페이지  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS620U/TR 데이터시트(HTML) 4 Page - Dallas Semiconductor

  DS620U/TR Datasheet HTML 1Page - Dallas Semiconductor DS620U/TR Datasheet HTML 2Page - Dallas Semiconductor DS620U/TR Datasheet HTML 3Page - Dallas Semiconductor DS620U/TR Datasheet HTML 4Page - Dallas Semiconductor DS620U/TR Datasheet HTML 5Page - Dallas Semiconductor DS620U/TR Datasheet HTML 6Page - Dallas Semiconductor DS620U/TR Datasheet HTML 7Page - Dallas Semiconductor DS620U/TR Datasheet HTML 8Page - Dallas Semiconductor DS620U/TR Datasheet HTML 9Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
DS620 Digital Thermometer and Thermostat
4 of 15
AC ELECTRICAL CHARACTERISTICS
EEPROM AC Electrical Characteristics
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
EEPROM Write Cycle Time
TWR
-40°C to +85°C
10
ms
-40°C ≤ TA ≤ +85°C
(Note 1)
10k
20k
EEPROM Writes
NEEWR
TA = +25°C (Note 1)
40k
80k
writes
EEPROM Data Retention
tEEDR
-40°C to +125°C (Note 2)
10
years
2-Wire AC Electrical Characteristics
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNITS
SCL Frequency
fSCL
0
400
KHz
Bus Free Time Between a
STOP and START Condition
tBUF
1.3
µs
START and Repeat START
Hold Time from Falling SCL
tHD:STA
(Note 3, 4)
0.6
µs
Low Period of SCL
tLOW
(Note 3)
1.3
µs
High Period of SCL
tHIGH
(Note 3)
0.6
µs
Repeated START Condition
Setup Time to Rising SCL
tSU:STA
(Note 3)
0.6
µs
Data-Out Hold Time from
Falling SCL
tHD:DAT
(Note 3)
0
0.9
µs
Data-In Setup Time to Rising
SCL
tSU:DAT
(Note 3)
100
ns
Rise Time of SDA and SCL
tR
(Note 3, 5)
20 +
0.1xCB
1000
ns
Fall Time of SDA and SCL
tF
(Note 3, 5)
20 +
0.1xCB
300
ns
STOP Setup Time to Rising
SCL
TSU:STO
0.6
µs
Capacitive Load for Each BUS
Line
CB
400
pF
Input Capacitance
CI
10
pF
Spike Pulse Width that can be
Suppressed by Input Filter
0
50
ns
Note 1: VDD must be 2.0V to 3.5V.
Note 2: Write done at 25°C.
Note 3: All values referenced to 0.9 VDD and 0.1 VDD.
Note 4: After this period the first clock pulse is generated.
Note 5: For example, if CB = 300pF, then tR(MIN) = tF(MIN) = 50ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com