LM9627 datasheet(23/37 Pages) NSC

23 / 37 page

Confidential

www.national.com

Functional Description (continued)

14.6

Synchronisation Signals in Slave Mode

The sensor’s digital video port’s synchronisation signals can be

programmed to operate in slave mode. In slave mode the inte-

grated timing and control block will only start frame and row pro-

cessing upon the receipt of triggers from an external source.

Only two synchronization signals are used in slave mode as fol-

lows:

hsync

is the row trigger input signal.

vsync

is the frame trigger input signal.

Figure 46 shows the LM9627’s digital video port in slave mode

connected to a digital video processor master DVP.

Figure 46. LM9627 in slave mode

14.7

Row Trigger Input Pin (hsync)

The row trigger input pin, hsync, is used to trigger the process-

ing of a given row. It must be activated for at least two “mclk”

cycle. The first pixel data will appear at d[11:0] “Xmclk“periods

after the assertion of the row trigger, were Xmclk is given by:

Where:

StAd

is the value of the display window column start

address.

The polarity of the active level of the row trigger is programma-

ble. By default it is active high.

14.8

Frame Trigger Input Pin (vsync)

The frame trigger input pin, vsync, is used to reset the row

address counter and prepare the array for row processing. It

must be activated for at least one “mclk” cycle and no more than

96 mclk cycles after the activation of hsync as illustrated in Fig-

ure 48.

The polarity of the active level of the row trigger is programma-

ble. By default it is active high.

RowTrig

FrameTrig

MasterClock

din[11:0]

d[11:0]

hsync

vsync

pclk

mclk

DVP

LM9627

Xmclk = 124 + DWStAd

Figure 47. hsync slave mode timing diagram for centred display window of 642 pixels

Figure 48. vsync slave mode timing diagram for scan window of 504 rows.

779

778

777

776

134

135

136

137

779

778

777

776

775

774

...

hsync

pixel 11

pixel 12

pixel 652

d[11:0]

mclk

count

642 valid pixels

780 clock cycles per line

779

778

777

776

779

778

777

776

775

774

...

hsync

mclk

count

780 clock cycles per line

internal row

counter

line502

line 502

No more than

96 clock cycles

vsync

...

779

778

777

776

775

774

line503

line 0

LM9627 데이터시트(PDF) 23 Page - National Semiconductor (TI)

LM9627 데이터시트(HTML) 23 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

데이터시트 다운로드

링크 URL