전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC9772 데이터시트(PDF) 13 Page - Motorola, Inc

부품명 MPC9772
상세설명  3.3V 1:12 LVCMOS PLL Clock Generator
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

MPC9772 데이터시트(HTML) 13 Page - Motorola, Inc

Back Button MPC9772 Datasheet HTML 8Page - Motorola, Inc MPC9772 Datasheet HTML 9Page - Motorola, Inc MPC9772 Datasheet HTML 10Page - Motorola, Inc MPC9772 Datasheet HTML 11Page - Motorola, Inc MPC9772 Datasheet HTML 12Page - Motorola, Inc MPC9772 Datasheet HTML 13Page - Motorola, Inc MPC9772 Datasheet HTML 14Page - Motorola, Inc MPC9772 Datasheet HTML 15Page - Motorola, Inc MPC9772 Datasheet HTML 16Page - Motorola, Inc  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
MPC9772
TIMING SOLUTIONS
13
MOTOROLA
The waveform plots in Figure 13. “Single versus Dual Line
Termination Waveforms” show the simulation results of an
output driving a single line versus two lines. In both cases the
drive capability of the MPC9772 output buffer is more than
sufficient to drive 50
Ω transmission lines on the incident edge.
Note from the delay measurements in the simulations a delta of
only 43ps exists between the two differently loaded outputs.
This suggests that the dual line driving need not be used
exclusively to maintain the tight output-to-output skew of the
MPC9772. The output waveform in Figure 13. “Single versus
Dual Line Termination Waveforms” shows a step in the
waveform, this step is caused by the impedance mismatch seen
looking into the driver. The parallel combination of the 36
Ω
series resistor plus the output impedance does not match the
parallel combination of the line impedances. The voltage wave
launched down the two lines will equal:
VL = VS (Z0 ÷ (RS+R0 +Z0))
Z0 = 50Ω || 50Ω
RS = 36Ω || 36Ω
R0 = 14Ω
VL = 3.0 ( 25 ÷ (18+17+25)
= 1.31V
At the load end the voltage will double, due to the near unity
reflection coefficient, to 2.6V. It will then increment towards the
quiescent 3.0V in steps separated by one round trip delay (in
this case 4.0ns).
Since this step is well above the threshold region it will not
cause any false clock triggering, however designers may be
uncomfortable with unwanted reflections on the line. To better
match the impedances when driving multiple lines the situation
in Figure 14. “Optimized Dual Line Termination” should be
used. In this case the series terminating resistors are reduced
such that when the parallel combination is added to the output
buffer impedance the line impedance is perfectly matched.
Figure 12. Single versus Dual Transmission Lines
14
Ω
IN
MPC9772
OUTPUT
BUFFER
RS = 36Ω
ZO = 50Ω
OutA
14
Ω
IN
MPC9772
OUTPUT
BUFFER
RS = 36Ω
ZO = 50Ω
OutB0
RS = 36Ω
ZO = 50Ω
OutB1
Figure 13. Single versus Dual Waveforms
TIME (ns)
3.0
2.5
2.0
1.5
1.0
0.5
0
2
4
6
8
10
12
14
OutB
tD = 3.9386
OutA
tD = 3.8956
In
Figure 14. Optimized Dual Line Termination
14
Ω
MPC9772
OUTPUT
BUFFER
RS = 22Ω
ZO = 50Ω
RS = 22Ω
ZO = 50Ω
14
Ω + 22Ω || 22Ω = 50Ω || 50Ω
25
Ω = 25Ω
Figure 15. CCLK MPC9772 AC Test Reference
Pulse
Generator
Z = 50
Ω
RT = 50Ω
ZO = 50Ω
RT = 50Ω
ZO = 50Ω
MPC9772 DUT
VTT
VTT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com