전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8759ED/V 데이터시트(PDF) 11 Page - Wolfson Microelectronics plc

부품명 WM8759ED/V
상세설명  24 BIT 192KHZ STEREO DAC WITH HEADPHONE BUFFER
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8759ED/V 데이터시트(HTML) 11 Page - Wolfson Microelectronics plc

Back Button WM8759ED/V Datasheet HTML 7Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 11Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 12Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 13Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 14Page - Wolfson Microelectronics plc WM8759ED/V Datasheet HTML 15Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 19 page
background image
Advanced Information
WM8759
w
AI Rev 3.0 September 2004
11
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
n
3
2
1
n-2 n-1
LSB
MSB
n
3
2
1
n-2 n-1
LSB
MSB
1 BCKIN
1 BCKIN
Figure 3 I
2S Mode Timing Diagram
RIGHT JUSTIFIED MODE
The WM8759 supports word lengths of 16-bits in right justified mode.
In right justified mode, the digital audio interface receives data on the DIN input. Audio Data is
time multiplexed with LRCIN indicating whether the left or right channel is present. LRCIN is also
used as a timing reference to indicate the beginning or end of the data words.
In right justified mode, the minimum number of BCKINs per LRCIN period is 2 times the selected
word length. LRCIN must be high for a minimum of word length BCKINs and low for a minimum of
word length BCKINs. Any mark to space ratio on LRCIN is acceptable provided the above
requirements are met.
In right justified mode, the LSB is sampled on the rising edge of BCKIN preceding a LRCIN
transition. LRCIN is high during the left samples and low during the right samples.
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
1/fs
16
3
2
1
14
15
LSB
MSB
16
3
2
1
14
15
LSB
MSB
Figure 4 Right Justified Mode Timing Diagram
DSP MODE
A DSP compatible, time division multiplexed format is also supported by the WM8759. This
format is of the type where a ‘synch’ pulse is followed by two data words (left and right) of
predetermined word length. (16-bits). The ‘synch’ pulse replaces the normal duration LRCIN, and
DSP mode is auto-detected by the shorter than normal duration of the LRCIN. If LRCIN is of 4
BCKIN or less duration, the DSP compatible format is selected. Early and Late clock formats are
supported, selected by the state of the FORMAT pin.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com