LMC7221AIM5 datasheet(4/12 Pages) NSC

4 / 12 page

AC Electrical Characteristics

Unless otherwise specified, all limits guaranteed for T

J = 25˚C, V

+ = 5V, V− = 0V, V

CM = VO = V

+/2. Boldface limits apply at

the temperature extreme

Typ

LMC7221AI

LMC7221BI

Symbol

Parameter

Conditions

(Note 5)

Limit

Units

(Note 6)

rise

Rise Time

f = 10 kHz, C

L = 50 pF, (Note 9)

0.3

µs

Overdrive = 10 mV, 5 k

Ω Pullup

fall

Fall Time

f = 10 kHz, C

L = 50 pF, (Note 9)

0.3

µs

Overdrive = 10 mV, 5 k

Ω Pullup

PHL

Propagation Delay

f = 10 kHz,

10 mV

µs

(High to Low)

L = 50 pF,

100 mV

(Note 11)

5 k

Ω Pullup

(Note 9)

V+ = 2.7V,

10 mV

µs

f = 10 kHz,

L = 50 pF,

100 mV

Ω Pullup

(Note 9)

PLH

Propagation Delay

f = 10 kHz,

10 mV

µs

(Low to High)

L = 50 pF,

100 mV

(Note 11)

5 k

Ω Pullup

(Note 9)

V+ = 2.7V,

10 mV

µs

f = 10 kHz,

L = 50 pF,

100 mV

Ω Pullup

(Note 9)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is in-

tended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, 1.5 k

Ω in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the

maximum allowed junction temperature of 150˚C. Output currents in excess of ±30 mA may adversely affect reliability.

Note 4: The maximum power dissipation is a function of TJ(max), θJA, and TA. The maximum allowable power dissipation at any ambient temperature is

Note 5: PD = (TJ(max) −TA)/θJA. All numbers apply for packages soldered directly into a PC board.

Note 6: Typical values represent the most likely parametric norm.

Note 7: All limits are guaranteed by testing or statistical analysis.

Note 8: Limiting input pin current is only necessary for input voltages which exceed the absolute maximum input voltage rating.

Note 9: Do not short circuit the output to V+ when V+ is greater than 12V or reliability will be adversely affected.

Note 10: CL includes the probe and test jig capacitance.

Note 11: Input offset voltage average drift is calculated by dividing the accelerated operating life VOS drift by the equivalent operational time. This represents worst

case input conditions and includes the first 30 days of drift.

Note 12: Input step voltage for propagation delay measurement is 2V.

LMC7221AIM5 데이터시트(PDF) 4 Page - National Semiconductor (TI)

LMC7221AIM5 데이터시트(HTML) 4 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

데이터시트 다운로드

링크 URL