| 전자부품 데이터시트 검색엔진 |
|
CS7808 데이터시트(PDF) 14 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS7808 데이터시트(HTML) 14 Page - Cirrus Logic |
|
14 / 52 page ![]() CS7808 14 1.2.7 Audio Output Interface Symbol Description Min Typ Max Units taxch AUD_XCLK High Time (AUD_XCLK is Input/Output)1, 2 1.Values are guaranteed by design only 2.Active clock edge is programmable. Timing is referenced from active edge 40 50 - % taxcl AUD_XCLK Low Time (AUD_XCLK is Input/Output)1, 2 40 50 - % taxper AUD_XCLK period (Input/Output)1, 2 27 ns taoper AUD_BCK period (Output)1, 2 216 ns tsdm AUD_BCK delay from AUD_XCLK transition - 5 ns tsdm AUD_BCK delay from AUD_XCLK transition - 3 ns tlrds AUD_LRCK delay from AUD_BCK transition - 3 ns Table 7: Audio Output Interface Characteristics Figure 10. Audio Output Timing AUD_BCK(Output) AUD_XCLK(Input/Output) t sdm t axch AUD_BCK(Output) AUD_DO[3:0] (Output) AUD_LRCK(Output) t lrds t adsm t axcl t axper t aoperl |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |