| 전자부품 데이터시트 검색엔진 |
|
HC123 데이터시트(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
HC123 데이터시트(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 6 page ![]() Logic Diagram TLF5206 – 5 Theory of Operation TLF5206 – 6 j POSITIVE EDGE TRIGGER m POSITIVE EDGE RE-TRIGGER (PULSE LENGTHENING) k NEGATIVE EDGE TRIGGER n RESET PULSE SHORTENING l POSITIVE EDGE TRIGGER o CLEAR TRIGGER FIGURE 1 TRIGGER OPERATION As shown in Figure 1 and the logic diagram before an input trigger occurs the one shot is in the quiescent state with the Q output low and the timing capacitor CEXT completely charged to VCC When the trigger input A goes from VCC to GND (while inputs B and clear are held to VCC) a valid trig- ger is recognized which turns on comparator C1 and N- channel transistor N1 j At the same time the output latch is set With transistor N1 on the capacitor CEXT rapidly dis- charges toward GND until VREF1 is reached At this point the output of comparator C1 changes state and transistor N1 turns off Comparator C1 then turns off while at the same time comparator C2 turns on With transistor N1 off the capacitor CEXT begins to charge through the timing re- 4 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |