전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PSOT03LC 데이터시트(PDF) 4 Page - Protek Devices

부품명 PSOT03LC
상세설명  ULTRA LOW CAPACITANCE TVS ARRAY
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PROTEC [Protek Devices]
홈페이지  http://www.protekdevices.com
Logo PROTEC - Protek Devices

PSOT03LC 데이터시트(HTML) 4 Page - Protek Devices

  PSOT03LC Datasheet HTML 1Page - Protek Devices PSOT03LC Datasheet HTML 2Page - Protek Devices PSOT03LC Datasheet HTML 3Page - Protek Devices PSOT03LC Datasheet HTML 4Page - Protek Devices PSOT03LC Datasheet HTML 5Page - Protek Devices  
Zoom Inzoom in Zoom Outzoom out
 4 / 5 page
background image
4
www.protekdevices.com
05066.R4 8/03
PSOT03LC
thru
PSOT36LC
APPLICATION NOTE
The PSOTxxLC Series are low capacitance TVS arrays designed to protect I/O or data lines from the damaging effects of ESD or EFT. This product
series provides unidirectional & bidirectional protection, with a surge capability of 500 Watts P
PP per line for an 8/20µs waveform and ESD protection >
40 kilovolts.
BIDIRECTIONAL COMMON-MODE CONFIGRUATION (Figure 1)
Two PSOTxxLC devices, when used in paralell, provide protection in a
common-mode configuration as depicted in Figure 1.
Circuit connectivity is as follows:
I/O Line is connected to Device 1, Pin 1.
I/O Line is connect to Device 2, Pin 2.
Device 1, Pin 2 is connected to ground.
Device 2, Pin 1 is connected to ground.
Device 1 & 2, Pin 3 is not connected.
BIDIRECTIONAL DIFFERENTIAL-MODE CONFIGRUATION (Figure
1)
In addition, two PSOTxxLC devices, when used in paralell, provide
protection in a differential-mode configuration for Ethernet applications as
depicted in Figure 2.
Circuit connectivity is as follows:
I/O Line 1 is connected to Device 1, Pin 1.
I/O Line 1 is connect to Device 2, Pin 2.
I/O Line 2 is connected to Device 1, Pin 1.
I/O Line 2 is connect to Device 2, Pin 2.
Device 1 & 2, Pin 3 is not connected.
CIRCUIT BOARD LAYOUT RECOMMENDATIONS
Circuit board layout is critical for Electromagnetic
Compatibility (EMC) protection. The following
guidelines are recommended:
The protection device should be placed near the
input terminals or connectors, the device will
divert the transient current immediately before it
can be coupled into the nearby traces.
The path length between the TVS device and the
protected line should be minimized.
All conductive loops including power and ground
loops should be minimized.
The transient current return path to ground
should be kept as short as possible to reduce
parasitic inductance.
Ground planes should be used whenever
possible. For multilayer PCBs, use ground vias.
Figure 1 - Common-Mode I/O Port Protection
3
1
2
3
1
2
I/O LINE
GND
Figure 2 - Differential-Mode Ethernet Protection
3
1
2
3
1
2
I/O 1
I/O 2



Html Pages

1 2 3 4 5


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com