PC87200 datasheet(12/33 Pages) NSC

12 / 33 page

5.0 Pin Descriptions (Continued)

www.national.com

5.3.4 ISA Bus Interface Signals

Signal Name

Pin No.

Type

Description

MASTER#

ISA Master Mode: Master

The MASTER# input asserted indicates an ISA bus master is driving the ISA bus

and that it may access any device on the system board.

SA[23:0]

33,32,

31,30,

4,3,160,

159,158,

157,156,

155,154,

153,152,

149,148,

147,146,

145,144,

143,142,

141

I/O

System Address Bus

This bus carries the addresses for all ISA cycles.

SD[15:0]

56,55,

54,53,

50,49,

48,47,

9,10,

11,12,

15,16,

17,18

I/O

System Data Bus

This bus carries the data for all ISA cycles.

SMEMW#

System Memory Write

SMEMW# is output on this pin. SMEMW# is asserted for any memory write ac-

cesses below 1MB. It enables 8-bit memory slaves to decode the memory ad-

dress on SA[19:0].

SMEMR#

System Memory Read

SMEMR# is output on this pin. SMEMR# is asserted for memory read accesses

below 1MB. It enables 8-bit memory slaves to decode the memory address on

SA[19:0].

SBHE#

I/O

System Bus High Enable

The PC87200 or ISA master asserts SBHE# to indicate that SD[15:8] will be

used to transfer a byte at an odd address.

SBHE# is an output during non-ISA master DMA operations. It is driven as the

inversion of AD0 during 8-bit DMA cycles. It is forced low for all 16-bit DMA cy-

cles.

SBHE# is an input during ISA master operations.

BALE

I/O

Buffered Address Latch Enable/Special Test mode

BALE indicates when SA[23:0] and SBHE# are valid and may be latched. This

pin will be used as strap for special test mode with the PROHIBIT signal by

checking its input level during reset.

IOCHRDY

I/O

I/O Channel Ready

IOCHRDY deasserted indicates that an ISA slave requires additional wait states.

When the PC87200 is an ISA slave, IOCHRDY is an output indicating additional

wait states are required.

REFRESH#

I/O

Refresh Cycle indicator

The PC87200 supports the standard ISA refresh function. When the ISA bus is

not in use by the ISA bus controller, the DMA controller, or an ISA bus master,

the refresh control logic will generate an ISA refresh cycle. The 87200 also sup-

ports refresh requests initiated by ISA masters.

PC87200 데이터시트(PDF) 12 Page - National Semiconductor (TI)

PC87200 데이터시트(HTML) 12 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

데이터시트 다운로드

링크 URL