 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87570-ICC/VUL 데이터시트(PDF) 137 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87570-ICC/VUL 데이터시트(HTML) 137 Page - National Semiconductor (TI) |
|
|
137 / 168 page  137 Device Specifications www.national.com 19.4 AC ELECTRICAL CHARACTERISTICS The following abbreviations are used in this section: RE = Rising Edge FE = Falling Edge 19.4.1 Definitions The timing specifications in this section refer to low or high level voltage according to the specific buffer type (TTL or CMOS) on the rising or falling edges of all the signals, as illustrated in the following figures, unless specifically stated otherwise. Figure 19-2. CMOS and CMOS High Drive: Output Signals Specification Standard Figure 19-3. TTL: Input Signals Specification Standard Figure 19-4. CMOS with Hysteresis Inputs CLK SIG1 SIG2 VOH, VOHhd VO, VOLhd VOH, VOHhd VOL, VOLhd tSIG1v tSIG1a Vcc * 0.3 Vcc * 0.7 2.0V 2.40V Vcc * 0.7 Vcc * 0.3 tSIG2h tSIG1h tSIG2v tSIG2s or tSIG1ia or tSIG2ia CLK SIG1 SIG2 2.4V 0.4V 0.8V 2.0V 0.8V 2.0V tSIG1s setup tSIG1h hold tSIG2h hold tSIG2s setup VCHl VCHh Vhys |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
