전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETV2664FIBZWT 데이터시트(PDF) 195 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2664FIBZWT
상세설명  Fixed-Point Digital Signal Processor
PDF  249 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2664FIBZWT 데이터시트(HTML) 195 Page - Texas Instruments

Back Button TNETV2664FIBZWT Datasheet HTML 191Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 192Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 193Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 194Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 195Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 196Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 197Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 198Page - Texas Instruments TNETV2664FIBZWT Datasheet HTML 199Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 195 / 249 page
background image
TMS320C6424
www.ti.com
SPRS347D – MARCH 2007 – REVISED DECEMBER 2009
6.13.2 McBSP Electrical Data/Timing
6.13.2.1
Multichannel Buffered Serial Port (McBSP) Timing
Table 6-40. Timing Requirements for McBSP(1) (see Figure 6-25)
-7/-6/-5/-4
-L/-Q6/-Q5/-Q4
NO.
UNIT
MIN
MAX
2
tc(CKRX)
Cycle time, CLKR/X
CLKR/X ext
2P(2) (3)
ns
3
tw(CKRX)
Pulse duration, CLKR/X high or CLKR/X low
CLKR/X ext
P - 1(4)
ns
CLKR int
14
5
tsu(FRH-CKRL)
Setup time, external FSR high before CLKR low
ns
CLKR ext
4
CLKR int
6
6
th(CKRL-FRH)
Hold time, external FSR high after CLKR low
ns
CLKR ext
4
CLKR int
14
7
tsu(DRV-CKRL)
Setup time, DR valid before CLKR low
ns
CLKR ext
4
CLKR int
3.5
8
th(CKRL-DRV)
Hold time, DR valid after CLKR low
ns
CLKR ext
3
CLKX int
14
10
tsu(FXH-CKXL)
Setup time, external FSX high before CLKX low
ns
CLKX ext
4
CLKX int
6
11
th(CKXL-FXH)
Hold time, external FSX high after CLKX low
ns
CLKX ext
3
(1)
CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are also
inverted.
(2)
P = SYSCLK3 period in ns. For example, when running parts at 600 MHz, use P = 10ns.
(3)
Use whichever value is greater. Minimum CLKR/X cycle times must be met, even when CLKR/X is generated by an internal clock
source. The minimum CLKR/X cycle times are based on internal logic speed; the maximum usable speed may be lower due to EDMA
limitations and AC timing requirements.
(4)
This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the reasonable range of 40/60 duty cycle.
Copyright © 2007–2009, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
195
Submit Documentation Feedback
Product Folder Link(s): TMS320C6424



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com