| 전자부품 데이터시트 검색엔진 |
|
TNETV2664FIBZWT 데이터시트(PDF) 232 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2664FIBZWT 데이터시트(HTML) 232 Page - Texas Instruments |
|
232 / 249 page ![]() VLYNQ_CLK 3 1 2 TMS320C6424 SPRS347D – MARCH 2007 – REVISED DECEMBER 2009 www.ti.com 6.20.2 VLYNQ Electrical Data/Timing Table 6-83. Timing Requirements for VLYNQ_CLK Input (see Figure 6-45) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. UNIT MIN MAX 1 tc(VCLK) Cycle time, VLYNQ_CLK 10 ns 2 tw(VCLKH) Pulse duration, VLYNQ_CLK high 3 ns 3 tw(VCLKL) Pulse duration, VLYNQ_CLK low 3 ns Table 6-84. Switching Characteristics Over Recommended Operating Conditions for VLYNQ_CLK Output (see Figure 6-45) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. PARAMETER UNIT MIN MAX 1 tc(VCLK) Cycle time, VLYNQ_CLK 10 ns 2 tw(VCLKH) Pulse duration, VLYNQ_CLK high 4 ns 3 tw(VCLKL) Pulse duration, VLYNQ_CLK low 4 ns Figure 6-45. VLYNQ_CLK Timing for VLYNQ Table 6-85. Switching Characteristics Over Recommended Operating Conditions for Transmit Data for the VLYNQ Module (see Figure 6-46) -7/-6/-5/-4 -L/-Q6/-Q5/-Q4 NO. PARAMETER UNIT MIN MAX td(VCLKH- 1 Delay time, VLYNQ_CLK high to VLYNQ_TXD[3:0] invalid 2.25 ns TXDI) td(VCLKH- 2 Delay time, VLYNQ_CLK high to VLYNQ_TXD[3:0] valid 12 ns TXDV) 232 Peripheral Information and Electrical Specifications Copyright © 2007–2009, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Link(s): TMS320C6424 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |