전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST1S50 데이터시트(PDF) 20 Page - STMicroelectronics

부품명 ST1S50
상세설명  Solid state disk drive, Blu-ray, DVD
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST1S50 데이터시트(HTML) 20 Page - STMicroelectronics

Back Button ST1S50 Datasheet HTML 16Page - STMicroelectronics ST1S50 Datasheet HTML 17Page - STMicroelectronics ST1S50 Datasheet HTML 18Page - STMicroelectronics ST1S50 Datasheet HTML 19Page - STMicroelectronics ST1S50 Datasheet HTML 20Page - STMicroelectronics ST1S50 Datasheet HTML 21Page - STMicroelectronics ST1S50 Datasheet HTML 22Page - STMicroelectronics ST1S50 Datasheet HTML 23Page - STMicroelectronics ST1S50 Datasheet HTML 24Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 29 page
background image
Application information
ST1S50
20/29
DocID025723 Rev 4
6.5.2
CSS value
When the EN_SS pin is tied to ground the device is disabled. When the EN_SS is released
a current is a source in the soft-start capacitor connected to the pin. No minimum soft-start
time is assured in case of no capacitor connected.
The FB voltage starts to rise when the EN/SS voltage is equal to 0.7 V (typ.), start threshold,
and reaches the VREFvoltage when the EN/SS voltage is equal to 1.5 V (typ.), stop
threshold.
Considering the 4.7 M
 resistor value (see Section 6.5.1), the soft-start capacitor can be
determined by:
Equation 25
Where TSS is the target soft-start time.
A delay can be observed from EN_SS release and the real VOUT rising since the EN_SS
voltage needs to ramp from zero to the enable threshold (340 mV) with a pull-up current of
350 nA. The delay results:
Equation 26
6.6
Thermal dissipation
The thermal design is important to prevent the thermal shutdown of the device if junction
temperature goes above 150 °C. The three different sources of losses within the device are:
a)
conduction losses due to ON resistance of the high-side switch (RHS) and low-side
switch (RLS); these are equal to:
Equation 27
Where D is the duty cycle of the application. Note that the duty cycle is theoretically given by
the ratio between the VOUT and VIN, but actually it is slightly higher to compensate the
losses of the regulator.
b)
switching losses due to the high-side power MOSFET turn ON and OFF; these
can be calculated as:
Equation 28
Where TRISE and TFALL are the overlap times of the voltage across the high-side power
switch (VDS) and the current flowing into it during turn ON and turn OFF phases, as shown
in Figure 10. TSW is the equivalent switching time. For this device the typical value for the
equivalent switching time is 20 ns.
CSS F

TSS s

154873
--------------------
=
tDELAY
0.340V C
SS
350nA
-----------------------------------
=
PCOND
RHS IOUT
2 DR
LS IOUT
2
1D


+

=
PSW
VIN IOUT
TRISE TFALL
+

2
------------------------------------------- Fsw

VIN IOUT TSW FSW

==



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com