L6706 datasheet(20/47 Pages) STMICROELECTRONICS

20 / 47 page

Voltage positioning

L6706

20/47

Doc ID 15698 Rev 2

Voltage positioning

Output voltage positioning is performed by selecting the internal reference value through

VID pins and by programming the droop function and offset to the reference (see Figure 6

on page 20). The currents sourced/sunk from FB pin cause the output voltage to vary

according to the external RFB.

The output voltage is then driven by the following relationship:

where:

OFFSET function can be disabled shorting to SGND the OFFSET pin.

Figure 6.

Voltage positioning (left) and droop function (right)

8.1

Offset (optional)

The OFFSET pin allows programming a positive offset (VOS) for the output voltage by

connecting a resistor ROFFSET vs. SGND as shown in Figure 7; this offset has to be

considered in addition to the one already introduced during the production stage (VPROG =

VID-19 mV).

OFFSET function can be disabled shorting to SGND the OFFSET pin.

The OFFSET pin is internally fixed at 1.240 V (Table 5) a current is programmed by

connecting the resistor ROFFSET between the pin and SGND: this current is mirrored and

then properly sunk from the FB pin as shown in Figure 7. Output voltage is then

programmed as follow:

OUT IOUT

()

PROG

DROOP IOUT

() I

OFFSET

–

[]

⋅

–

PROG

VID

19mV

–

DROOP IOUT

()

DCR

------------- I

OUT

⋅

OFFSET

1.240V

OFFSET

------------------------

ESR Drop

VMAX

VMIN

VNOM

RESPONSE WITHOUT DROOP

RESPONSE WITH DROOP

COMP

To GND_core

(Remote Sense)

ERROR AMPLIFIER

FBG

VSEN

DROOP

To VCC_core

(Remote Sense)

RFB

VPROG

VREF

FBG

GND DROP

RECOVERY

OFFSET

L6706 데이터시트(PDF) 20 Page - STMicroelectronics

L6706 데이터시트(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

데이터시트 다운로드

링크 URL