 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
L6759D 데이터시트(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6759D 데이터시트(HTML) 17 Page - STMicroelectronics |
|
|
17 / 51 page  L6759D Device configuration and pin-strapping tables Doc ID 023240 Rev 1 17/51 4 Device configuration and pin-strapping tables The L6759D is fully compliant with Intel® VR12/IMVP7 SVID protocol Rev1.5, document # 456098. To guarantee proper device and CPU operations, refer to this document for bus design and layout guidelines. Different platforms may require different pull-up impedance on the SVI bus. Impedance matching and spacing between SVDATA, SVCLK, and ALERT# must be followed. 4.1 JMode When enabled, single-phase is an independent regulator with 0.75 V fixed reference (load- line disabled - TM can be used as enable for the single-phase). Output voltage higher than the internal reference may be achieved by adding a proper resistor divider (RA, RB - see Figure 5). To maintain precision in output voltage regulation, it is recommended to provide both SFBR and SRGND with the same divider. Equation 1 Figure 5. JMode: voltage positioning V OUT 0.750V RA RB + RB ----------------------- ⋅ = 0.750V SFB SCOMP SVSEN SFBR RF CF RFB To Vout (Remote Sense) SRGND RA RA RB RB |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
