 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
STM8L101x2 데이터시트(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8L101x2 데이터시트(HTML) 49 Page - STMicroelectronics |
|
|
49 / 88 page  DocID15275 Rev 16 49/88 STM8L101x1 STM8L101x2 STM8L101x3 Electrical parameters 63 Figure 20. Typical VIL and VIH vs. VDD (High sink I/Os) Ilkg Input leakage current (4) VSS ≤VIN ≤VDD Standard I/Os - - 50 (5) nA VSS ≤VIN ≤VDD True open drain I/Os - - 200(5) VSS ≤VIN ≤VDD PA0 with high sink LED driver capability - - 200(5) RPU Weak pull-up equivalent resistor(6) VIN = VSS 30 45 60 k Ω CIO(7) I/O pin capacitance - - 5 - pF 1. VDD = 3.0 V, TA = -40 to 85 °C unless otherwise specified. 2. Guaranteed by characterization results. 3. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization results, not tested. 4. The max. value may be exceeded if negative current is injected on adjacent pins. 5. Not tested in production. 6. RPU pull-up equivalent resistor based on a resistive transistor (corresponding IPU current characteristics described in Figure 22). 7. Guaranteed by design. Table 26. I/O static characteristics (1) (continued) Symbol Parameter Conditions Min Typ Max Unit |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
