ST72561K7-Auto datasheet(58/324 Pages) STMICROELECTRONICS

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

ST72561K7-Auto 데이터시트(PDF) 58 Page - STMicroelectronics

부품명	ST72561K7-Auto

상세설명	Clock, reset and supply management

PDF	324 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

58 / 324 page

Interrupts

ST72561-Auto

58/324

Doc ID 12370 Rev 8

6.6

External interrupts

6.6.1

I/O port interrupt sensitivity

The external interrupt sensitivity is controlled by the ISxx bits in the EICR register

(Figure 21). This control allows up to four fully independent external interrupt source

sensitivities.

Each external interrupt source can be generated on four (or five) different events on the pin:

●

Falling edge

●

Rising edge

●

Falling and rising edge

●

Falling edge and low level

To guarantee correct functionality, the sensitivity bits in the EICR register can be modified

only when the I1 and I0 bits of the CC register are both set to 1 (level 3). This means that

interrupts must be disabled before changing sensitivity.

The pending interrupts are cleared by writing a different value in the ISx[1:0] of the EICR.

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com