전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ST72361AR4-Auto 데이터시트(PDF) 250 Page - STMicroelectronics

부품명 ST72361AR4-Auto
상세설명  Clock, reset and supply management
PDF  279 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72361AR4-Auto 데이터시트(HTML) 250 Page - STMicroelectronics

Back Button ST72361AR4-Auto Datasheet HTML 246Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 247Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 248Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 249Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 250Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 251Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 252Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 253Page - STMicroelectronics ST72361AR4-Auto Datasheet HTML 254Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 250 / 279 page
background image
Electrical characteristics
ST72361xx-Auto
250/279
Doc ID 12468 Rev 3
19.12
Communication interface characteristics
19.12.1
SPI - serial peripheral interface
Subject to general operating conditions for VDD, fOSC, and TA unless otherwise specified.
Refer to I/O port characteristics for more details on the input/output alternate function
characteristics (SS, SCK, MOSI, MISO).
Table 112.
SPI characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
fSCK =1 /tc(SCK) SPI clock frequency
Master, fCPU = 8 MHz
fCPU / 128 = 0.0625 fCPU /4 =2
MHz
Slave, fCPU =8 MHz
0
fCPU /2 =4
tr(SCK)
SPI clock rise and fall
time
See I/O port pin description
tf(SCK)
tsu(SS)
(1)
SS setup time(2)
Slave
(4 x TCPU)+ 50
ns
th(SS)
(1)
SS hold time
120
tw(SCKH)
(1)
SCK high and low time
Master
100
tw(SCKL)
(1)
Slave
90
tsu(MI)
(1)
Data input setup time
Master
100
tsu(SI)
(1)
Slave
th(MI)
(1)
Data input hold time
Master
th(SI)
(1)
Slave
ta(SO)
(1)
Data output access time
Slave
0
120
tdis(SO)
(1)
Data output disable time
240
tv(SO)
(1)
Data output valid time
Slave (after enable edge)
90
th(SO)
(1)
Data output hold time
0
tv(MO)
(1)
Data output valid time
Master (after enable
edge)
120
th(MO)
(1)
Data output hold time
0
1.
Data based on design simulation and/or characterization results, not tested in production.
2.
Depends on fCPU. For example, if fCPU = 8 MHz, then TCPU =1/fCPU = 125ns and tsu(SS) = 550ns.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com