| 전자부품 데이터시트 검색엔진 |
|
STM8S007C8 데이터시트(PDF) 77 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM8S007C8 데이터시트(HTML) 77 Page - STMicroelectronics |
|
77 / 92 page ![]() DocID022171 Rev 5 77/92 STM8S007C8 Electrical characteristics 82 9.3.10 10-bit ADC characteristics Subject to general operating conditions for VDDA, fMASTER, and TA unless otherwise specified. Table 42. ADC characteristics Symbol Parameter Conditions Min Typ Max Unit fADC ADC clock frequency VDDA = 3 to 5.5 V 1 - 4 MHz VDDA = 4.5 to 5.5 V 1 - 6 VDDA Analog supply - 3 - 5.5 V VREF+ Positive reference voltage - 2.75(1) 1. Data guaranteed by design, not tested in production.. -VDDA V VREF- Negative reference voltage - VSSA -0.5(1) V VAIN Conversion voltage range(2) 2. During the sample time the input capacitance CAIN (3 pF max) can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within tS. After the end of the sample time tS, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock tS depend on programming. -VSSA -VDDA V CADC Internal sample and hold capacitor -- 3 - pF tS (2) Sampling time fADC = 4 MHz 0.75 µs fADC = 6 MHz 0.5 tSTAB Wakeup time from standby - - 7 - µs tCONV Total conversion time (including sampling time, 10-bit resolution) fADC = 4 MHz 3.5 µs fADC = 6 MHz 2.33 µs -14 1/fADC |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |