전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32L432KB 데이터시트(PDF) 136 Page - STMicroelectronics

부품명 STM32L432KB
상세설명  Batch acquisition mode
PDF  149 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32L432KB 데이터시트(HTML) 136 Page - STMicroelectronics

Back Button STM32L432KB Datasheet HTML 132Page - STMicroelectronics STM32L432KB Datasheet HTML 133Page - STMicroelectronics STM32L432KB Datasheet HTML 134Page - STMicroelectronics STM32L432KB Datasheet HTML 135Page - STMicroelectronics STM32L432KB Datasheet HTML 136Page - STMicroelectronics STM32L432KB Datasheet HTML 137Page - STMicroelectronics STM32L432KB Datasheet HTML 138Page - STMicroelectronics STM32L432KB Datasheet HTML 139Page - STMicroelectronics STM32L432KB Datasheet HTML 140Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 149 page
background image
Electrical characteristics
STM32L432KB STM3L432KC
136/149
DocID028798 Rev 2
Quad SPI characteristics
Unless otherwise specified, the parameters given in Table 77 and Table 78 for Quad SPI
are derived from tests performed under the ambient temperature, fAHB frequency and VDD
supply voltage conditions summarized in Table 20: General operating conditions, with the
following configuration:
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 15 or 20 pF
•
Measurement points are done at CMOS levels: 0.5 ₓ VDD
Refer to Section 6.3.14: I/O port characteristics for more details on the input/output alternate
function characteristics.
Table 77. Quad SPI characteristics in SDR mode(1)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
FCK
1/t(CK)
Quad SPI clock frequency
1.71 < VDD< 3.6 V, CLOAD = 20 pF
Voltage Range 1
--
40
MHz
1.71 < VDD< 3.6 V, CLOAD = 15 pF
Voltage Range 1
--
48
2.7 < VDD< 3.6 V, CLOAD = 15 pF
Voltage Range 1
--
60
1.71 < VDD < 3.6 V CLOAD = 20 pF
Voltage Range 2
--
26
tw(CKH)
Quad SPI clock high and
low time
fAHBCLK= 48 MHz, presc=0
t(CK)/2-2
-
t(CK)/2
ns
tw(CKL)
t(CK)/2
-
t(CK)/2+2
ts(IN)
Data input setup time
Voltage Range 1
2
-
-
Voltage Range 2
3.5
-
-
th(IN)
Data input hold time
Voltage Range 1
5
-
-
Voltage Range 2
6.5
-
-
tv(OUT)
Data output valid time
Voltage Range 1
-
1
5
Voltage Range 2
-
3
5
th(OUT)
Data output hold time
Voltage Range 1
0
-
-
Voltage Range 2
0
-
-
1. Guaranteed by characterization results.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com