전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TP3404 데이터시트(PDF) 6 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 TP3404
상세설명  Quad Digital Adapter for Subscriber Loops (QDASL)
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

TP3404 데이터시트(HTML) 6 Page - National Semiconductor (TI)

Back Button TP3404 Datasheet HTML 2Page - National Semiconductor (TI) TP3404 Datasheet HTML 3Page - National Semiconductor (TI) TP3404 Datasheet HTML 4Page - National Semiconductor (TI) TP3404 Datasheet HTML 5Page - National Semiconductor (TI) TP3404 Datasheet HTML 6Page - National Semiconductor (TI) TP3404 Datasheet HTML 7Page - National Semiconductor (TI) TP3404 Datasheet HTML 8Page - National Semiconductor (TI) TP3404 Datasheet HTML 9Page - National Semiconductor (TI) TP3404 Datasheet HTML 10Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 14 page
background image
Functional Description (Continued)
Pulse shaping is obtained by means of a Digital to Analog
Converter followed by a Continuous Smoothing Filter in or-
der to limit RF energy and crosstalk while minimizing Inter-
Symbol Interference (ISI)
Figure 2 shows the pulse shape
at the Lo output while a template for the typical power
spectrum transmitted to the line with random data is shown
in
Figure 3
Each line-driver output Lo0 – Lo3 is designed to drive a
transformer through a capacitor and termination resistor A
11 transformer terminated in 100X results in signal ampli-
tude of typically 13 Vpk on the line Over-voltage protection
must be included in each interface circuit
LINE RECEIVE SECTIONS
The input of each receive section Li0 – Li3 consists of a
continuous anti-alias filter followed by a switched-capacitor
low-pass filter designed to limit the noise bandwidth with
minimum intersymbol interference To correct pulse attenu-
ation and distortion caused by the transmission line an AGC
circuit and first-order equalizer adapt to the received pulse
shape thus restoring a ‘‘flat’’ channel response with maxi-
mum received eye opening over a wide spread of cable
attenuation characteristics
From the equalized output a DPLL (Digital Phase-Locked
Loop) recovers a low-jitter clock for optimum sampling of
the received symbols The MCLK input provides the refer-
ence clock for the DPLL at 4096 MHz
Following detection of the recovered symbols the received
data is de-scrambled by the same X9 a X5 a 1 polynomial
and presented to the digital system interface circuit
When a transmission line is de-activated a Line-Signal De-
tect Circuit is enabled to detect the presence of incoming
bursts if the far-end starts to activate the loop
TLH11924 – 4
FIGURE 2 Typical AMI Waveform at Lo
TLH11924 – 5
FIGURE 3 Typical AMI Transmit Spectrum Measured at LO Output (With RGB e 100 Hz)
6



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com