전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCF5079 데이터시트(PDF) 8 Page - NXP Semiconductors

부품명 PCF5079
상세설명  Dual-band power amplifier controller for GSM, PCN and DCS
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF5079 데이터시트(HTML) 8 Page - NXP Semiconductors

Back Button PCF5079 Datasheet HTML 4Page - NXP Semiconductors PCF5079 Datasheet HTML 5Page - NXP Semiconductors PCF5079 Datasheet HTML 6Page - NXP Semiconductors PCF5079 Datasheet HTML 7Page - NXP Semiconductors PCF5079 Datasheet HTML 8Page - NXP Semiconductors PCF5079 Datasheet HTML 9Page - NXP Semiconductors PCF5079 Datasheet HTML 10Page - NXP Semiconductors PCF5079 Datasheet HTML 11Page - NXP Semiconductors PCF5079 Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 28 page
background image
2001 Nov 21
8
Philips Semiconductors
Product specification
Dual-band power amplifier controller for
GSM, PCN and DCS
PCF5079
7.5
Home position voltage
Internally, a forward voltage of an on-chip silicon diode is
provided as a default home position. This voltage matches
the requirements at the control input of most PAs and
exhibits the same temperature coefficient.
7.6
End of burst
The ramp-down should drive the PA from conduction to
shut off in a controlled way (see Fig.5). To get this result,
correct DAC programming is required, so that the last code
of the DAC ramp-down (CODEEND) is lower than the initial
code of the ramp-up (CODESTART). In this way, the energy
corresponding to the difference between start and end
codes, applied for a certain number of Quarter-Bits (QB),
is used to balance the energy stored in the summing node
during the time interval between the start of control voltage
on pin VCD or VCG ramping-up and the feedback of a
detected ramp to the sensor input. Also a very slow
ramp-down is avoided when the PA switches off and the
loop gain becomes zero.
The amount of energy required at the end of the
ramp-down depends on the overall loop gain and on the
time needed to reach PA conduction from the home
position. At the end of a burst, when pin PU is set to
logic 0, control voltage on pin VCD or VCG is forced
to VSS.
handbook, full pagewidth
VSS
VVCD, VVCG
time
time (QB)
time
open
closed
open
closed
time
time
CODESTART
CODEEND
VVDAC
PU
S1, S3
S4, S5
MGT328
tA
(1)
td5
<1 µs
. . . i
−8i−6i−4i−2i
Fig.5 End of burst timing diagram.
(1) The exact duration of tA depends on both PCF5079 and the application loop characteristics. The contribution of PCF5079 is due mainly to the group
delay of the low-pass filter on the VDAC input (see Fig.11).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com