| 전자부품 데이터시트 검색엔진 |
|
ESDALCL5-1BM2 데이터시트(PDF) 4 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ESDALCL5-1BM2 데이터시트(HTML) 4 Page - STMicroelectronics |
|
4 / 12 page ![]() Characteristics ESDALCL5-1BM2 4/12 Doc ID 023846 Rev 1 Figure 9. Clamping voltage versus peak pulse current (typical values, exponential waveform, reverse) Figure 10. Junction capacitance versus reverse applied voltage (typical values, direct) 0.1 1.0 10.0 100.0 6 8 10 12 14 16 I (A) PP V (V) CL 0 10 20 30 40 50 01 23 4 5 C(pF) V (V) LINE Figure 11. Junction capacitance versus reverse applied voltage (typical values, reverse) Figure 12. ESD response to IEC 61000-4-2 (+30 kV contact discharge) 0 10 20 30 40 50 0 1 23 45 C(pF) V (V) LINE 20 V/div 97 V 21 V 25 V 1 2 3 16 V 4 20 ns/div V : ESD peak voltage V :clamping voltage at 30 ns V :clamping voltage at 60 ns PP CL CL V :clamping voltage at 100 ns CL 1 2 3 4 Figure 13. ESD response to IEC 61000-4-2 (-30 kV contact discharge) Figure 14. S21 attenuation measurement result 20 V/div -18 V -11 V 4 3 20 ns/div V : ESD peak voltage V :clamping voltage @ 30 ns V :clamping voltage @ 60 ns PP CL CL V :clamping voltage @ 100 ns CL 1 2 3 4 -86 V 1 -13 V2 100k 1M 10M 100M 1G - 40 - 35 - 30 - 25 - 20 - 15 - 10 - 5 0 dB F(Hz) |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |