전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AD7985BCPZ 데이터시트(PDF) 21 Page - Analog Devices

부품명 AD7985BCPZ
상세설명  16-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  AD [Analog Devices]
홈페이지  http://www.analog.com
Logo AD - Analog Devices

AD7985BCPZ 데이터시트(HTML) 21 Page - Analog Devices

Back Button AD7985BCPZ Datasheet HTML 17Page - Analog Devices AD7985BCPZ Datasheet HTML 18Page - Analog Devices AD7985BCPZ Datasheet HTML 19Page - Analog Devices AD7985BCPZ Datasheet HTML 20Page - Analog Devices AD7985BCPZ Datasheet HTML 21Page - Analog Devices AD7985BCPZ Datasheet HTML 22Page - Analog Devices AD7985BCPZ Datasheet HTML 23Page - Analog Devices AD7985BCPZ Datasheet HTML 24Page - Analog Devices AD7985BCPZ Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 29 page
background image
AD7985
Data Sheet
Rev. C | Page 20 of 28
CS MODE, 3-WIRE WITH BUSY INDICATOR
This mode is usually used when a single AD7985 is connected
to an SPI-compatible digital host that has an interrupt input. It
is available only in normal conversion mode (TURBO is low).
The connection diagram is shown in Figure 28, and the corre-
sponding timing is given in Figure 29.
With SDI tied to VIO, a rising edge on CNV initiates a conversion,
selects CS mode, and forces SDO to high impedance. SDO
is maintained in high impedance until the completion of the
conversion, irrespective of the state of CNV. Prior to the minimum
conversion time, CNV can select other SPI devices, such as analog
multiplexers, but CNV must be returned low before the
minimum conversion time elapses and then held low for the
maximum possible conversion time to guarantee the generation
of the busy signal indicator.
When the conversion is complete, SDO goes from high imped-
ance to low impedance. With a pull-up on the SDO line, this
transition can be used as an interrupt signal to initiate the data
readback controlled by the digital host. The AD7985 then enters
the acquisition phase and powers down. The data bits are then
clocked out, MSB first, by subsequent SCK falling edges. The
data is valid on both SCK edges. Although the rising edge can
capture the data, a digital host using the SCK falling edge allows
a faster reading rate, provided that it has an acceptable hold time.
After the optional 17th SCK falling edge, SDO returns to high
impedance.
If multiple AD7985 devices are selected at the same time, the
SDO output pin handles this contention without damage or
induced latch-up. Meanwhile, it is recommended that this
contention be kept as short as possible to limit extra power
dissipation.
AD7985
SDI
SDO
CNV
SCK
CONVERT
DATA IN
CLK
DIGITAL HOST
VIO
IRQ
VIO
47kΩ
TURBO
Figure 28. CS Mode, 3-Wire with Busy Indicator Connection Diagram (SDI High)
SDO
D15
D14
D1
D0
tDIS
SCK
1
2
3
15
16
17
tSCK
tSCKL
tSCKH
tHSDO
tDSDO
CNV
CONVERSION
ACQUISITION
tCONV
tCYC
ACQUISITION
TURBO = 0
SDI = 1
tCNVH
tACQ
tQUIET
(I/O QUIET
TIME)
Figure 29. CS Mode, 3-Wire with Busy Indicator Serial Interface Timing (SDI High)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com