| 전자부품 데이터시트 검색엔진 |
|
MPC823 데이터시트(PDF) 51 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC823 데이터시트(HTML) 51 Page - Freescale Semiconductor, Inc |
|
51 / 70 page ![]() MPC823 ELECTRICAL SPECIFICATIONS 51 Table 14. Serial Communication Controller in NMSI Internal Timing NUM CHARACTERISTIC 25MHZ 40MHZ 50MHZ UNIT MIN MAX MIN MAX MIN MAX 100 RCLK1 and TCLK1 frequency1 0 8.3 0 13 0 16 MHz 102 RCLK1 and TCLK1 rise and all times ÑÑÑÑÑÑ ns 103 TXD2 active delay (from TCLK1 falling edge) 030030030 ns 104 RTS1 active/inactive delay (from TCLK1 falling edge) 030030030 ns 105 CTS1 setup time to TCLK1 rising edge 40 Ñ 40 Ñ 40 Ñ ns 106 RXD2 setup time to RCLK1 rising edge 40 Ñ 40 Ñ 40 Ñ ns 107 RXD2 hold time from RCLK1 rising edge2 0Ñ0Ñ0Ñ ns 108 CD1 setup time to RCLK1 rising edge 40 Ñ 40 Ñ 40 Ñ ns NOTES: 1. The ratio SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater than or equal to 3/1. 2. Applies to CD and CTS hold time when they are used as external sync signals. Figure 46. SCC NMSI Receive Timing Diagram RCLK1 RXD2 (INPUT) CD1 (NPUT) CD1 (SYNC INPUT) 102 102 101 100 107 106 108 107 Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |