| 전자부품 데이터시트 검색엔진 |
|
AD8331 데이터시트(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD8331 데이터시트(HTML) 5 Page - Analog Devices |
|
5 / 32 page ![]() AD8331/AD8332 Rev. C | Page 5 of 32 Parameter Conditions Min Typ Max Unit OUTPUT CLAMP INTERFACE (Pin RCLMP; HI or LO Gain) Accuracy HILO = LO RCLMP = 2.74 kΩ, VOUT = 1 V p-p (Clamped) ±50 mV HILO = HI RCLMP = 2.21 kΩ, VOUT = 1 V p-p (Clamped) ±75 mV MODE INTERFACE (Pin MODE) Logic Level for Positive Gain Slope 0 1.0 V Logic Level for Negative Gain Slope 2.25 5 V Input Resistance 200 kΩ POWER SUPPLY (Pins VPS1, VPS2, VPSV, VPSL, VPOS) Supply Voltage 4.5 5.0 5.5 V Quiescent Current per Channel 25 mA Power Dissipation per channel No Signal 125 mW Disable Current AD8332 (VGA and LNA) 300 600 µA AD8331 (VGA and LNA) 240 400 µA AD8332 (ENBL) Each Channel 12 mA AD8332 (ENBV) Each Channel 13 mA AD8331 (ENBL) 11 mA AD8331 (ENBV) 14 mA PSRR VGAIN = 0, f = 100 kHz –68 dB |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |