전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HT32F52231 데이터시트(PDF) 39 Page - Holtek Semiconductor Inc

부품명 HT32F52231
상세설명  32-Bit ARM Cortex-M0 Microcontroller
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  HOLTEK [Holtek Semiconductor Inc]
홈페이지  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT32F52231 데이터시트(HTML) 39 Page - Holtek Semiconductor Inc

Back Button HT32F52231 Datasheet HTML 35Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 36Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 37Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 38Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 39Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 40Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 41Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 42Page - Holtek Semiconductor Inc HT32F52231 Datasheet HTML 43Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 50 page
background image
Rev. 1.51
39 of 50
April 11, 2017
32-Bit ARM® Cortex™-M0+ MCU
HT32F52231/HT32F52241/HT32F52331/HT32F52341
ADC Characteristics
Table 21. ADC Characteristics
TA = 25°C, unless otherwise specified.
Symbol
Parameter
Conditions
Min Typ Max Unit
VDDA
Operating Voltage
—
2.5
3.3
3.6
V
VADCIN
A/D Converter Input Voltage Range
—
0
— VREF+
V
VREF+
A/D Converter Reference Voltage
—
— VDDA VDDA
V
IADC
Current Consumption
VDDA = 3.3V
—
1
TBD
mA
IADC_DN
Power Down Current Consumption VDDA = 3.3V
—
—
0.1
μA
fADC
A/D Converter Clock
—
0.7
—
16
MHz
fS
Sampling Rate
—
0.05 —
1
MHz
tDL
Data Latency
—
— 12.5 —
1/fADC
Cycles
tS&H
Sampling & Hold Time
—
—
3.5
—
1/fADC
Cycles
tADCCONV
A/D Converter Conversion Time
—
—
16
—
1/fADC
Cycles
RI
Input Sampling Switch Resistance
—
—
—
1
kΩ
CI
Input Sampling Capacitance
No pin/pad capacitance
included
—
16
—
pF
tSU
Startup Up Time
—
—
—
1
μs
N
Resolution
—
—
12
—
bits
INL
Integral Non-linearity Error
fS = 750kHz, VDDA = 3.3V —
±2
±5
LSB
DNL
Differential Non-linearity Error
fS = 750kHz, VDDA = 3.3V —
±1
—
LSB
EO
Offset Error
—
—
—
±10
LSB
EG
Gain Error
—
—
—
±10
LSB
Note: 1. Guaranteed by design, not tested in production.
2. The figure below shows the equivalent circuit of the A/D Converter Sample-and-Hold input
stage where CI is the storage capacitor, RI is the resistance of the sampling switch and RS
is the output impedance of the signal source VS. Normally the sampling phase duration is
approximately, 3.5/fADC. The capacitance, CI, must be charged within this time frame and it
must be ensured that the voltage at its terminals becomes sufficiently close to VS for accu-
racy. To guarantee this, RS is not allowed to have an arbitrarily large value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com