 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
R5F107ACM 데이터시트(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F107ACM 데이터시트(HTML) 39 Page - Renesas Technology Corp |
|
|
39 / 107 page  RL78/I1A 2. ELECTRICAL SPECIFICATIONS (G: Industrial applications, TA = 40 to +105C) Page 39 of 105 R01DS0171EJ0310 Rev.3.10 Oct 31, 2016 UART mode connection diagram (during communication at different potential) User's device TxDq RxDq Rx Tx Vb Rb RL78 microcontroller UART mode bit width (during communication at different potential) (reference) TxDq RxDq Baud rate error tolerance Baud rate error tolerance Low-bit width High-/Low-bit width High-bit width 1/Transfer rate 1/Transfer rate Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). Remarks 1. Rb[ ]: Communication line (TxDq) pull-up resistance, Vb[V]: Communication line voltage 2. q: UART number (q = 0, 1), g: PIM and POM number (g = 0, 1) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
