| 전자부품 데이터시트 검색엔진 |
|
R5F104LEG 데이터시트(PDF) 113 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R5F104LEG 데이터시트(HTML) 113 Page - Renesas Technology Corp |
|
113 / 213 page ![]() RL78/G14 2. ELECTRICAL SPECIFICATIONS (TA = -40 to +85 °C) R01DS0053EJ0330 Rev. 3.30 Page 113 of 208 Aug 12, 2016 Note 1. The first clock pulse is generated after this period when the start/restart condition is detected. Note 2. The maximum value (MAX.) of tHD: DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing. Caution The values in the above table are applied even when bit 2 (PIOR02) in the peripheral I/O redirection register 0 (PIOR0) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination. Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows. Fast mode: Cb = 320 pF, Rb = 1.1 k Ω (2) I2C fast mode (TA = -40 to +85°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V) Parameter Symbol Conditions HS (high-speed main) mode LS (low-speed main) mode LV (low-voltage main) mode Unit MIN. MAX. MIN. MAX. MIN. MAX. SCLA0 clock frequency fSCL Fast mode: fCLK ≥ 3.5 MHz 2.7 V ≤ EVDD0 ≤ 5.5 V 0 400 0 400 0 400 kHz 1.8 V ≤ EVDD0 ≤ 5.5 V 0 400 0 400 0 400 kHz Setup time of restart condi- tion tSU: STA 2.7 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs Hold time Note 1 tHD: STA 2.7 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs Hold time when SCLA0 = “L” tLOW 2.7 V ≤ EVDD0 ≤ 5.5 V 1.3 1.3 1.3 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 1.3 1.3 1.3 μs Hold time when SCLA0 = “H” tHIGH 2.7 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs Data setup time (reception) tSU: DAT 2.7 V ≤ EVDD0 ≤ 5.5 V 100 100 100 ns 1.8 V ≤ EVDD0 ≤ 5.5 V 100 100 100 ns Data hold time (transmission) Note 2 tHD: DAT 2.7 V ≤ EVDD0 ≤ 5.5 V 0 0.9 0 0.9 0 0.9 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 0 0.9 0 0.9 0 0.9 μs Setup time of stop condition tSU: STO 2.7 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 0.6 0.6 0.6 μs Bus-free time tBUF 2.7 V ≤ EVDD0 ≤ 5.5 V 1.3 1.3 1.3 μs 1.8 V ≤ EVDD0 ≤ 5.5 V 1.3 1.3 1.3 μs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |