| 전자부품 데이터시트 검색엔진 |
|
WM8533 데이터시트(PDF) 11 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8533 데이터시트(HTML) 11 Page - Cirrus Logic |
|
11 / 41 page ![]() Production Data WM8533 w PD, July 2012, Rev 4.0 11 CONTROL INTERFACE TIMING – I2C MODE I 2C mode is selected by driving the CIFMODE pin low. Figure 4 Control Interface Timing – I 2C Control Mode Test Conditions The following timing information is valid across the full range of recommended operating conditions. PARAMETER SYMBOL MIN TYP MAX UNIT Program Register Input Information SCLK Frequency 400 kHz SCLK Low Pulse-Width t1 100 ns SCLK High Pulse-Width t2 100 ns Hold Time (Start Condition) t3 600 ns Setup Time (Start Condition) t4 600 ns Data Setup Time t5 100 ns SDA, SCLK Rise Time (see Note) t6 300 ns SDA, SCLK Fall Time t7 300 ns Setup Time (Stop Condition) t8 600 ns Data Hold Time t9 900 ns Pulse width of spikes that will be suppressed 2 8 ns Table 3 Control Interface Timing – I 2C Control Mode Note: When SCLK frequency ≤ 100kHz, the maximum rise time for SDA and SCLK is increased to 1000ns. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |