전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8761 데이터시트(PDF) 16 Page - Cirrus Logic

부품명 WM8761
상세설명  24-bit 192kHz Stereo DAC
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8761 데이터시트(HTML) 16 Page - Cirrus Logic

Back Button WM8761 Datasheet HTML 12Page - Cirrus Logic WM8761 Datasheet HTML 13Page - Cirrus Logic WM8761 Datasheet HTML 14Page - Cirrus Logic WM8761 Datasheet HTML 15Page - Cirrus Logic WM8761 Datasheet HTML 16Page - Cirrus Logic WM8761 Datasheet HTML 17Page - Cirrus Logic WM8761 Datasheet HTML 18Page - Cirrus Logic WM8761 Datasheet HTML 19Page - Cirrus Logic WM8761 Datasheet HTML 20Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 23 page
background image
WM8761
Production Data
w
PD, Rev 4.6, October 2011
16
A diagram showing how the various Mute modes interact is shown below in Figure 11.
AUTOMUTED
(Internal Signal)
10k
SOFTMUTE
(Internal Signal)
MUTE
PIN
Figure 11 Selection Logic for MUTE Modes
INPUT AUDIO FORMAT SELECTION
FORMAT (pin 13) controls the data input format.
FORMAT
INPUT DATA MODE
0
24 bit right justified
1
16–24 bit I
2S
Table 3 Input Audio Format Selection
Notes:
1.
In 16-24 bit I
2S mode, any data from 16-24 bits or more is supported provided that LRCIN is
high for a minimum of data width BCKINs and low for a minimum of data width BCKINs,
unless Note 2. For data widths greater than 24 bits, the LSB’s will be truncated and the most
significant 24 bits will be used by the internal processing.
2.
If exactly 16 BCKIN cycles occur in both the low and high period of LRCIN the WM8761 will
assume the data is 16-bit and accept the data accordingly.
INPUT DSP FORMAT SELECTION
FORMAT
50% LRCIN DUTY CYCLE
LRCIN of 4 BCKIN or Less Duration
0
24-bit
(MSB-first, right justified)
DSP format – ‘late’ mode
1
Up to 24-bit I
2S format
(Philips serial data protocol)
DSP format – ‘early’ mode
Table 4 DSP Interface Formats
DE-EMPHASIS CONTROL
DEM (pin 12) is an input control for selection of de-emphasis filtering to be applied.
DEEMPH
DE-EMPHASIS
0
Off
1
On
Table 5 De-emphasis Control
DAC OUTPUT PHASE
In the DAC to analogue output, the analogue output data VOUTL/R, is a phase inverted
representation of the digital input signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com