RT4805A

Copyright © 2017 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.

DS4805A-02

April

2017

www.richtek.com

15

Register Table Lists [Slave address = 1110101 (0x75)]

Name

Address

Description

CONFIG

0x01

MODE control & Spread modulation control

VOUTFLOOR

0x02

Output Voltage Selection

VOUTROOF

0x03

Output Voltage Selection

ILIMSET

0x04

Set current limit & Soft-start current limit

STATUS

0x05

Read IC status

I

The write or read bit stream (N

 1) is shown below :

Driven by Master,

Driven by Slave (RT4805A),

Start,

Repeat Start

Stop,

S

Sr

P

Write N bytes

S

Slave Address

0

A

Register Address

A MSB

Data 1

LSB

A MSB

Data 2

LSB A

Data for Address = m + N - 1

Assume Address = m

Data for Address = m

Data for Address = m + 1

R/W

Read N bytes

R/W

Assume Address = m

Data for Address = m

Data for Address = m + N - 1

Data for Address = m+1

S

Slave Address

0

A

Register Address

Sr

A

Slave Address

1

A

A

MSB

Data 1

LSB

MSB

Data 2

LSB A

MSB

Data N

LSB A P

MSB

Data N

LSB A P