| 전자부품 데이터시트 검색엔진 |
|
MPC9608 데이터시트(PDF) 3 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
MPC9608 데이터시트(HTML) 3 Page - Motorola, Inc |
|
3 / 12 page ![]() MPC9608 TIMING SOLUTIONS 3 TABLE 1. PIN CONFIGURATION Pin I/O Type Function CCLK Input LVCMOS PLL reference clock signal FB_IN Input LVCMOS PLL feedback signal input, connect to a QFB output F_RANGE[0:1] Input LVCMOS PLL frequency range select BSEL Input LVCMOS Frequency divider select for bank B outputs PLL_EN Input LVCMOS PLL enable/disable OE Input LVCMOS Output enable/disable (high-impedance tristate) CLK_STOP Input LVCMOS Synchronous clock enable/stop QA0-4, QB0-4 Output LVCMOS Clock outputs QFB Output LVCMOS PLL feedback signal output. Connect to FB_IN GND Supply Ground Negative power supply VCCA Supply VCC PLL positive power supply (analog power supply). The MPC9608 requires an external RC filter for the analog power supply pin VCCA. Refer to the Applications Information section for details. VCC Supply VCC Positive power supply for I/O and core TABLE 2. FUNCTION TABLE Control Default 0 1 F_RANGE[0:1] 00 PLL frequency range. Refer to Table 3 “Clock frequency configuration for QFB connected to FB_IN” BSEL 0 fQB0-4 = fQA0-4 fQB0-4 = fQA0-4 ÷ 2 CLK_STOP 0 Outputs enabled Outputs synchronously stopped in logic low state OE 0 Outputs enabled (active) Outputs disabled (high-impedance state), independent on CLK_STOP. Applying OE = 1 and PLL_EN = 1 resets the device. The PLL feedback output QFB is not affected by OE. PLL_EN 0 Normal operation mode with PLL enabled. Test mode with PLL disabled. CCLK is substituted for the internal VCO output. MPC9608 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable. Applying OE = 1 and PLL_EN = 1 resets the device. TABLE 3. Clock Frequency Configuration for QFB connected to FB_IN F_RANGE[0] F_RANGE[1] BSEL fREF (CCLK) range [MHz] QA0-QA4 QB0-B4 QFB Ratio fQA0-4 [MHz] Ratio fQB0-4 [MHz] 0 0 0 100.0 – 200.0 fREF 100.0 – 200.0 fREF 100.0 – 200.0 fREF 00 1 fREF ÷ 2 50.0 – 25.0 fREF 0 1 0 50.0 – 100.0 fREF 50.0 – 100.0 fREF 50.0 – 100.0 fREF 01 1 fREF ÷ 2 25.0 – 50.0 fREF 1 0 0 25.0 – 50.0 fREF 25.0 – 50.0 fREF 25.0 – 50.0 fREF 10 1 fREF ÷ 2 12.5 – 25.0 fREF 1 1 0 12.5 – 25.0 fREF 12.5 – 25 fREF 12.5 – 25.0 fREF 11 1 fREF ÷ 2 6.25 – 12.5 fREF Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |