| 전자부품 데이터시트 검색엔진 |
|
RT5021 데이터시트(PDF) 35 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT5021 데이터시트(HTML) 35 Page - Richtek Technology Corporation |
|
35 / 67 page ![]() RT5021 35 DS5021-01 April 2013 www.richtek.com Copyright 2013 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. © During On sequence period, EN going low would not take effect. After the sequence finish, EN state would be re-checked and decide to keep on or start off sequence. During Off sequence period, EN going high would not take effect. After the sequence finish, EN state would be re-checked and decide to keep off or start on sequence. External EN VOUT3 (1.1V) SEQ_Ready VREF/IREF /OSC/POR VOUT4 (1.5V) Latch SEQ detection result tR 4ms tD 10ms tD 10ms VOUT1 (5V) tR 4ms VOUT6 Enabled in I 2 C VOUT2 (3.3V) VOUT5 Each Enabled in I 2 C ≈ ≈ ≈ ≈ tR 4ms ≈ tD 10ms ≈ External EN VOUT3 (1.1V) SEQ_Ready VREF/IREF/ OSC/POR VOUT4 (1.5V) Latch SEQ detection result tR 4ms tD 10ms tD 10ms VOUT1 (5V) tR 4ms VOUT2 (3.3V) Last channel discharge finish and then reset SEQ detection result and issue next time to re-detect SEQ Latch SEQ detection result EN going low take no effect during on sequence period. ≈ ≈ ≈ ≈ tR 4ms ≈ tD 10ms ≈ tR 4ms ≈ tD 10ms ≈ tR 4ms ≈ tD 10ms ≈ tR 4ms ≈ tD 10ms ≈ |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |