전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

ICS66203 데이터시트(PDF) 3 Page - List of Unclassifed Manufacturers

부품명 ICS66203
상세설명  HDTV Audio/Video Clock Source
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC - List of Unclassifed Manufacturers

ICS66203 데이터시트(HTML) 3 Page - List of Unclassifed Manufacturers

  ICS66203 Datasheet HTML 1Page - List of Unclassifed Manufacturers ICS66203 Datasheet HTML 2Page - List of Unclassifed Manufacturers ICS66203 Datasheet HTML 3Page - List of Unclassifed Manufacturers ICS66203 Datasheet HTML 4Page - List of Unclassifed Manufacturers ICS66203 Datasheet HTML 5Page - List of Unclassifed Manufacturers ICS66203 Datasheet HTML 6Page - List of Unclassifed Manufacturers  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
HDTV Audio/Video Clock Source
MDS 662-03 C
3
Revision 082003
Integrated Circuit Systems, Inc. ● 525 Race Street, San Jose, CA 95126 ● tel (408) 295-9800 ●
www.icst.com
ICS662-03
Application Information
Series Termination Resistor
Clock output traces should use series termination. To
series terminate a 50
Ω trace (a commonly used trace
impedance), place a 33
Ω resistor in series with the
clock line, as close to the clock output pin as possible.
The nominal impedance of the clock output is 20
Ω.
Decoupling Capacitors
As with any high performance mixed-signal IC, the
ICS662-03 must be isolated from system power supply
noise to perform optimally.
Decoupling capacitors of 0.01µF must be connected
between VDD (pin 2) and the PCB ground plane (pin
3).
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) Each 0.01µF decoupling capacitor should be
mounted on the component side of the board as close
to the VDD pin as possible. No vias should be used
between decoupling capacitor and VDD pin. The PCB
trace to VDD pin should be kept as short as possible,
as should the PCB trace to the ground via. Distance of
the ferrite bead and bulk decoupling from the device is
less critical.
2) To minimize EMI and obtain the best signal integrity,
the 33
Ω series termination resistor should be placed
close to the clock output.
3) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers (the ferrite bead and bulk decoupling
capacitor can be mounted on the back). Other signal
traces should be routed away from the ICS662-03. This
includes signal traces just underneath the device, or on
layers adjacent to the ground plane layer used by the
device.



Html Pages

1 2 3 4 5 6


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com