S89430 datasheet(12/33 Pages) SII

12 / 33 page

MINI ANALOG SERIES 0.5

μA Rail-to-Rail CMOS OPERATIONAL AMPLIFIER

S-89430/89431 Series

Rev.2.1_01

3. Common-mode input signal rejection ratio, common-mode input voltage range

−

VOUT

VDD

VIN

VDD / 2

• Common-mode input signal rejection ratio (CMRR)

The common-mode input signal rejection ratio (CMRR) can be

calculated by the following expression, with VOUT measured at

each VIN.

Test conditions:

When VIN = VCMR Max.: VIN = VIN1, VOUT = VOUT1,

When VIN = VCMR Min.: VIN = VIN2, VOUT = VOUT2

CMRR = 20 log













VIN1

− VIN2

VOUT1

− VOUT2 ×

+ RS

• Common-mode input voltage range (VCMR)

The common-mode input voltage range is the range of VIN in

which VOUT satisfies the common-mode input signal rejection

ratio specifications.

Figure 10

4. Maximum output swing voltage (VOH)

−

VOH

VDD

VIN1

VIN2

VDD / 2

• Maximum output swing voltage (VOH)

Test conditions:

VIN1 =

VDD

2 − 0.1 V

VIN2 =

VDD

2 + 0.1 V

RL = 100 k

Figure 11

5. Maximum output swing voltage (VOL)

−

VOL

VDD

VIN1

VIN2

VDD / 2

• Maximum output swing voltage (VOL)

Test conditions:

VIN1 =

VDD

2 + 0.1 V

VIN2 =

VDD

2 − 0.1 V

RL = 100 k

Figure 12

S89430 데이터시트(PDF) 12 Page - Seiko Instruments Inc

S89430 데이터시트(HTML) 12 Page - Seiko Instruments Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

데이터시트 다운로드

링크 URL