전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

LM98503 데이터시트(PDF) 7 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 LM98503
상세설명  10-Bit, 18 MSPS Camera Signal Processor
PDF  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM98503 데이터시트(HTML) 7 Page - National Semiconductor (TI)

Back Button LM98503 Datasheet HTML 3Page - National Semiconductor (TI) LM98503 Datasheet HTML 4Page - National Semiconductor (TI) LM98503 Datasheet HTML 5Page - National Semiconductor (TI) LM98503 Datasheet HTML 6Page - National Semiconductor (TI) LM98503 Datasheet HTML 7Page - National Semiconductor (TI) LM98503 Datasheet HTML 8Page - National Semiconductor (TI) LM98503 Datasheet HTML 9Page - National Semiconductor (TI) LM98503 Datasheet HTML 10Page - National Semiconductor (TI) LM98503 Datasheet HTML 11Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 25 page
background image
www.national.com
7
Correlated Double Sampler Specifications
The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, CL = 10pF, and fCLK = 18MHz unless otherwise noted. Boldface
limits apply for TA = TMIN to TMAX: all other limits TA = 25
oC (Note 7)
PGA Specifications
The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, CL = 10pF, and fCLK = 18MHz unless otherwise noted. Boldface
limits apply for TA = TMIN to TMAX: all other limits TA = 25
oC (Note 7)
Offset DAC and Black Level Clamp Specifications
The following specifications apply for DV+ = AV+ = DV+ I/O = +3.0V, CL = 10pF, and fCLK = 18MHz unless otherwise noted. Boldface
limits apply for TA = TMIN to TMAX: all other limits TA = 25
oC (Note 7)
Symbol
Parameter
Conditions
Min
(note 9)
Typical
(note 8)
Max
(note 9)
Units
VIN
Input Voltage Level
1.0
Vp-p
IIN
Input Leakage Current
5
nA
CIN
Input Capacitance
5
pF
RIN
Input Resistance
10
k
Ω
tAD
Aperture Delay
2
ns
tSHP
CLK falling edge to SHP falling
edge
10
tSHD
CLK rising edge to SHD falling
edge
14
Symbol
Parameter
Conditions
Min
(note 9)
Typical
(note 8)
Max
(note 9)
Units
Gain Resolution
8
Bits
Step Size
(Gain / Resolution)
0.125
dB
Maximum Gain
32.0
dB
Minimum Gain
0.0
dB
Gain Error @ 20MHz
Deviation from best-fit line after end-
point correction
±5%
Symbol
Parameter
Conditions
Min
(note 9)
Typical
(note 8)
Max
(note 9)
Units
RREF
Reference Ladder Resistance
50
k
Ω
Resolution
±7Bits
Offset Adjustment Range
PGA Gain = 1.0
±54
mV
Black Level Clamp Accuracy
PGA Gain = 0.0dB
PGA Gain = 32.0dB
±.5
±.5
LSB
LSB
tBLKCLP
Black Clamp Switch Pulse Width
20
TCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com